What's the best open source SIMD instruction set architecture (ISA)? Like the Cell processor but open source...

What's the best open source SIMD instruction set architecture (ISA)? Like the Cell processor but open source. Bonus points for an open source FPGA core

Attached: Symbos21msx.gif (512x424, 32K)

Other urls found in this thread:

youtube.com/watch?v=GzZ-8bHsD5s
twitter.com/SFWRedditImages

Risc-V

But RISC-V is not SIMD

Attached: 1526745685852.png (900x729, 129K)

(facepalm)
that's an ISA idiot
It seems to me that you are clueless about FPGAs, but nonetheless I will reply
opensparc or
you can use microblaze with the provided DSP slices from Xilinx
or a simpler and easier way to create your "functions" in matlab which spits verilog code(openCL cores) but this runs on Altera FPGAs afaik.
Xilinx has something similar but haven't worked with it.

What are you trying to do?

>It seems to me that you are clueless about FPGAs
I am, how did you know?

Attached: 1295378479253.gif (500x280, 996K)

>What are you trying to do?
llvmpipe based OpenGL renderer

>that's an ISA idiot
that's what I asked for tho. I just said 'bonus points' for the actual core too

I just need a shitton of ALUs per core

bump

where my hardware bros at

Attached: Symbos-cpc.png (640x400, 11K)

everyone who works on fpgas knows that there are ready to use ALUs from each vendor.

SIMD, e.g. mmx is not an ISA, it's an IS... and SIMD is not even a instruction set, it's an even more abstract concept.

>llvmpipe based OpenGL renderer
why don't you say it from the start?
miaowgpu.org

I meant that RISC-V is an ISA and a (SIMD) ISA is what I asked for, but riscv is unfortunately not a SIMD ISA
>already made ALUs
ok, but I can't do shit with a single ALU
I need a suitable core to bolt them onto
>why don't you say it from the start?
ok I'll check it out

>ok, but I can't do shit with a single ALU
>I need a suitable core to bolt them onto
that's why you need either microblaze and a memory controller to memory map the dmas and the alus and then program the microblaze to feed the alus with data.
If you haven't worked with microblaze or complex designs you have a lot to learn.
>ok I'll check it out
you'll need a PCI-e based fpga for that and it goes well above $1k.
you can always use openCL or AMP C++ for these and offload it either on the CPU or the GPU.
if you want a good simd library you can always use the one that is present on the gnu radio, I've used it a few times for accelerating SDR implementations.

risc-v

>you'll need a PCI-e based fpga for that and it goes well above $1k.
yeah, that's the problem
that's why I was thinking about running linux on the fpga core with lvvmpipe and VirtualGL, so I could connect to it over ethernet and render frames on it
but then I have to extend risc-v with SIMD instructions myself. heck, the Cell processor even has llvmpipe SIMD accelerated software rasterizer support already. too bad it's proprietary and there aren't open source clones

>microblaze
does it have 420 pins?

just buy intel bro

RISC-V's V extension (in development)

cool
youtube.com/watch?v=GzZ-8bHsD5s

>420 pins
yes, in memory of Hitler, born in 4/20

there's no publicly available vectorized fpga core yet though right?

RISC-V is the best open ISA