No Jow Forumsel thread?

no Jow Forumsel thread?

AMD got BTFO hard today: anandtech.com/show/13699/intel-architecture-day-2018-core-future-hybrid-x86

>Sunny Cove, built on 10nm, will come to market in 2019 and offer increased single-threaded performance, new instructions, and ‘improved scalability’. Intel went into more detail about the Sunny Cove microarchitecture, which is in the next part of this article. To avoid doubt, Sunny Cove will have AVX-512. We believe that these cores, when paired with Gen11 graphics, will be called Ice Lake.

> The upcoming microarchitecture for 2019 is called Tremont, which focuses on single threaded performance increases, battery life increases, and network server performance. Based on some of the designs later in this article, we think that this will be a 10nm design.

>From here we can deduce a few things. We were told that this configuration is the GT2 config, which will have 64 execution units, up from 24 in Gen9.5. These 64 EUs are split into four slices, with each slice being made of two sub-slices of 8 EUs a piece. Each sub-slice will have an instruction cache and a 3D sampler, while the bigger slice gets two media samplers, a PixelFE, and additional load/store hardware. Intel lists Gen11 targeting efficiency, performance, advanced 3D and media capabilities, and a better gaming experience.

>Intel didn’t go into too much detail regarding how the EUs are at higher performance, however the company did say that the FPU interfaces inside the EU are redesigned and it still has support for fast (2x) FP16 performance as seen in Gen9.5. Each EU will support seven threads as before, which means that the entire GT2 design will essentially have 512 concurrent pipelines. In order to help feed these pipes, Intel states that it has redesigned the memory interface, as well as increasing the L3 cache of the GPU to 3 MB, a 4x increase over Gen9.5, and it is now a separate block in the unslice section of the GPU.

Attached: 1-Roadmap_575px.jpg (678x381, 37K)

Other urls found in this thread:

anandtech.com/show/13048/an-anandtech-exclusive-the-jim-keller-interview
youtube.com/watch?v=we2oePtTGMM
microcontrollertips.com/router-processor-based-on-64-bit-quad-core-arm-chip/
myredditvideos.com/
twitter.com/SFWRedditVideos

>So here’s where Foveros fits in. Foveros is Intel’s new active interposer technology designed as a step above its own EMIB designs for small form-factor implementations, or those with extreme memory bandwidth requirements. For these designs the power per bit of data transferred is super low, however the packaging technology has to deal with the decreased bump pitch, the increased bump density, and also the chip stacking technology. Intel says that Foveros is ready for prime time, and they can produce it at scale.

>So this Foveros ‘3D’ packaging just sounds like a silicon interposer, such as what we’ve seen on AMD’s Fiji or NVIDIA’s high-end datacenter GPUs. However Intel is going above what those products are doing by actually making the interposer part of the design. The interposer contains the through-silicon vias and traces required to bring power and data to the chips on top, but the interposer also carries the PCH or IO of the platform. It is, in effect, a fully working PCH, but with vias to allow chips to be connected on top.

Attached: Foveros%20%283%29_575px.jpg (678x381, 36K)

>The key part of this discussion however is this block diagram that was on one of the Intel slides. Here we see a single ‘Big CPU’ with 0.5 MB of private medium level cache, four ‘Small CPU’s with a shared 1.5 MB L2 cache, an uncore that has 4MB of last level cache, a quad-channel memory controller (4x16-bit) with support for LPDDR4, a 64 EU design with Gen11 graphics, the Gen 11.5 display controller, a new IPU, MIPI support with DisplayPort 1.4, and all of this in a tiny package.

>Seriously though, this has the potential to be a large revenue stream for Intel. They’ve made this chip, which allows the cores to enter C6 sleep states when not in use, that has a die size smaller than 12x12mm (144 mm2), and target the sub-7W fanless device market. That’s with a big Core, four Atom cores, and a GT2 64 EU design.

Attached: Foveros%20%288%29_575px.jpg (678x678, 62K)

Everyone laugh at witeken.

This will force amd to get better too in their design. However what really count is not the extreme high end but capabilities for price on middle end. Software may evolve to better multithreading use, becoming less dependent on single thread speed.

ayymd drones are too busy jerking off to fake leaks

tl;dr intel is still shit

Attached: cpuz-2990wx.png (692x566, 29K)

Meh, there isn't much difference between the two of them these days anyway. This still fails to make much difference honestly. Regardless of what you buy you'll get great performance.

Oh wait this is Jow Forums...

AMD rulez! Intel gonna get BTFO by ryzen2+++++!!!!!11!!!!!eleven!!!! Fuck jewtel amirite! Also gebtoo for life!!! So much cope from Intel fantards!

nice cope

>Sunny Cove, built on 10nm
(released at 14nm)
> Tremont ... We think this will be a 10nm design
(released on 14nm)
etc